

Patent claims

DT09 Rec'd PCT/PTO 20 AUG 2004

1. An integrated read-only memory,
 - having selection transistors each having a drain connection,
 - having an electrode for feeding a voltage or a current,
 - having a layer between the drain connections and the electrode, the electrical resistance of which can be changed through the effect of a configuration voltage or a configuration current,
 - having a source connection per selection transistor,
 - having a bit line that is electrically connected to at least one source connection,
 - in which the layer is formed as a common layer for linking the drain connections to the electrode, and
 - in which the electrical resistance of the layer can be changed locally.
2. The read-only memory as claimed in claim 1, in which the resistance of the layer can be switched over.
3. The read-only memory as claimed in claim 1 or 2, in which the resistance of the layer can be switched over between two resistance characteristic curves.
4. The read-only memory as claimed in one of the preceding claims,
 - having a read voltage applied to the layer or a read current fed to the layer within a defined voltage or current range in a read operation of the read-only memory, and
 - having a configuration voltage or a configuration current outside the voltage or current range

AMENDED SHEET

provided for the read operation in a configuration operation of the read-only memory.

5 5. The read-only memory as claimed in one of the preceding claims, which is designed as a flash memory.

6. The read-only memory as claimed in one of the preceding claims, in which the selection transistors are arranged in an array.

10

7. The read-only memory as claimed in one of claims 1 to 6, in which the bit line is connected to a decoder circuit.

15 8. The read-only memory as claimed in one of claims 1 to 7, in which the bit line is accessible for an external connection.

20 9. The read-only memory as claimed in one of the preceding claims,

- having a gate connection per selection transistor, and
- having a word line that is electrically connected to at least one gate connection.

25

10. The read-only memory as claimed in claim 9, in which the word line is connected to a decoder circuit.

30 11. The read-only memory as claimed in claim 9 or claim 10, in which the word line is accessible for an external connection.

35 12. The read-only memory as claimed in one of the preceding claims, in which the selection transistors have a planar construction in the substrate.

13. The read-only memory as claimed in one of claims 1 to 11, in which the selection transistors have a vertical construction in the substrate.

5 14. The read-only memory as claimed in one of the preceding claims, in which the layer is formed as a molecular layer.

10 15. The read-only memory as claimed in claim 14, in which the layer contains rotaxane.

16. The read-only memory as claimed in claim 14, in which the layer contains catenane.

15 17. The read-only memory as claimed in claim 14, in which the layer contains a bispyridinium compound.

20 18. The read-only memory as claimed in one of claims 1 to 13, in which the layer is formed as a dielectric.

19. The read-only memory as claimed in claim 18, in which the layer contains SrZrO_3 .

25 20. The read-only memory as claimed in one of claims 1 to 13, in which the layer is formed as a polymer.

30 21. The read-only memory as claimed in claim 20, in which the layer contains 3-nitrobenzal malonitrile, 1,4-phenylenediamine complex.

22. The read-only memory as claimed in claim 20, in which the layer contains a chalcogenide compound.

35 23. A method for operating an integrated read-only memory as claimed in one of the preceding claims,

- in which in a read operation, a read voltage or a read current within a defined voltage or current range is applied to the layer, and
- in which, in a configuration operation, a configuration voltage or a configuration current outside the voltage or current range provided for the read operation is applied to the layer.

24. A method for producing an integrated read-only memory,

- in which an array of selection transistors is produced using CMOS technology,
- in which drain contacts of the selection transistors are led to the surface of the arrangement,
- in which a layer is deposited whose electrical resistance can be changed through the effect of a configuration voltage or a configuration current, it being possible for the electrical resistance of the layer to be changed locally,
- in which an electrode is arranged above the layer,
- in which a source connection is formed per selection transistor,
- in which a bit line is formed which is electrically connected to at least one source connection,
- in which the layer is formed as a common layer for linking the drain connections to the electrode.

25. The method for producing an integrated read-only memory as claimed in claim 24, in which the layer is deposited as a common layer for linking the drain connections to the electrode above the selection transistors.

26. The method for producing an integrated read-only memory as claimed in claim 24 or claim 25, in which the

selection transistors are produced in a front end process.

27. The method for producing an integrated read-only
5 memory as claimed in one of claims 24 to 26, in which
the layer is deposited in a back end process.

28. The method for producing an integrated read-only
memory as claimed in one of claims 24 to 27, in which
10 the selection transistors are constructed in planar
fashion in the substrate.

29. The method for producing an integrated read-only
memory as claimed in one of claims 24 to 27, in which
15 the selection transistors are constructed vertically in
the substrate.

30. The method for producing an integrated read-only
memory as claimed in one of claims 24 to 29, in which
20 the layer is formed as a molecular layer.

31. The method for producing an integrated read-only
memory as claimed in claim 30, in which the layer
contains rotaxane.

25

32. The method for producing an integrated read-only
memory as claimed in claim 30, in which the layer
contains catenane.

30 33. The method for producing an integrated read-only
memory as claimed in claim 30, in which the layer
contains a bipyridinium compound.

34. The method for producing an integrated read-only
35 memory as claimed in one of claims 24 to 29, in which
the layer is formed as a dielectric.

35. The method for producing an integrated read-only memory as claimed in claim 34, in which the layer contains SrZrO_3 .

5 36. The method for producing an integrated read-only memory as claimed in one of claims 24 to 29, in which the layer is formed as a polymer.

10 37. The method for producing an integrated read-only memory as claimed in claim 36, in which the layer contains a 3-nitrobenzal malonitrile, 1,4-phenylenediamine complex.

15 38. The method for producing an integrated read-only memory as claimed in one of claims 24 to 29, in which the layer contains a chalcogenide compound.